Abstract-This paper investigates electron-hole generation in n-type MOS capacitors on 4H-SiC with the gate oxide directly grown in either 100% NO or 10% N 2 O. High-temperature capacitance-transient measurements were used to determine and compare the contributions of carrier generation in the bulk and at the SiO 2 -SiC interface. The effective generation rate in the bulk is similar in the MOS capacitors with either type of gate oxide, whereas the effective surface-generation rate is much lower in the case of oxides grown in 100% NO. Moreover, the effective surface-generation rate in these oxides is reduced to the level that is comparable to the effective bulk-generation rate. This result demonstrates the high quality of MOS capacitors with the gate oxide directly grown in 100% NO.
I. INTRODUCTION

I
N SILICON carbide, the carrier-generation rate is extremely low at room temperature. This is because silicon carbide is a wide energy gap material ( eV in 4H-SiC [1] ) with very low intrinsic-carrier concentration ( cm in 4H-SiC [1] ). Based on the Shockley-Read-Hall (SRH) theory [2] , [3] , the generation rate is proportional to , so the generation rate in SiC should be many orders of magnitude lower than in Si [1] , [4] . With this low generation rate, it should be possible to minimize the leakage current of reverse-biased P-N junctions to the levels that enable unique applications. One of these applications relates to the development of nonvolatile random-access memories (NVRAMs). Characterizing an NVRAM cell, based on an N-P-N structure in 6H SiC, Wang et al. [5] concluded that surface generation at the junction terminations increased the carrier-generation rate well above the value that would be expected in the bulk of a high-quality SiC substrate. Recently, the passivation of SiC surfaces has been considerably improved by using nitrided thermal oxides [6] , [7] . Using nitrided gate oxides, extremely long charge-retention times have been experimentally demonstrated for MOS capacitors on 4H SiC [8] , [9] and 6H SiC [10] .
In this paper, we use high-temperature capacitance-transient measurements and Zerbst plots to determine the effective surface-generation and bulk-generation rates in SiC passivated by nitrided oxides. The Zerbst plot is widely used for characterization of MOS capacitors on silicon, utilizing straightforward capacitance-transient measurements at room temperature. In the case of SiC, the generation rates are so low that the capacitance-transient measurements have to be performed at high temperatures. To estimate the generation rates at room temperature, it is necessary to use an extrapolation technique. This issue and a suggested solution are considered in Section II of this paper. Section III provides the experimental details, whereas Section IV presents and analyzes the results for MOS capacitors with gate oxides obtained by two different techniques: direct growth in 100% NO and direct growth in 10% N O. These are the best NO-based and N O-based nitridation techniques, according to surface-roughness measurements [7] , [11] , reliability investigations [6] , and the values of interface-trap densities [7] , [11] . The effective surface-generation rates are compared to the typical value in Si and to the simultaneously-determined bulk-generation rates, in order to draw the conclusions about the interface quality obtained by these two nitridation techniques. Also, the charge-retention times for depleted MOS capacitors are determined to demonstrate that nonvolatile RAMs can be developed in SiC.
II. ESTIMATING EFFECTIVE BULK-GENERATION AND SURFACE-GENERATION RATES IN SiC
In thermal equilibrium, the carrier generation rate is equal to the carrier recombination rate. When a MOS capacitor is pulsed from accumulation into deep depletion, the recombination rate is reduced to insignificant levels due to the depletion (or absence) of carriers that would recombine each other. As the generation mechanisms continue to act, the generated minority carriers are being collected at the semiconductor surface. This is the process that will ultimately create the inversion layer at the semiconductor surface with the carrier density that corresponds to the equilibrium condition. The rate of increase of the carrier density in the inversion layer, , can be defined as the effective generation rate. Although this rate is in the units of cm s , it involves the contributions of the bulk generation (in the bulk of the depletion layer) as well as the surface generation. In fact, four different generation components can be identified [12] : 1) generation in the bulk of the depletion layer; 2) surface generation in depletion layer under the gate; 3) lateral surface generation (outside the gate area);
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The first term in (1) models the generation in the bulk of the depletion layer, where is the intrinsic-carrier concentration, is the depletion-layer width at thermal equilibrium when the inversion layer is fully formed, is the actual (variable) depletion-layer width, and is a parameter. The parameter is usually called generation lifetime [12] , but this name can wrongly suggest that the time needed to create the inversion layer (due to the bulk generation) is in the same order of magnitude as . In SiC, can be shorter than in Si (shorter than a microsecond), yet the time needed to create the inversion layer may still be longer than a billion of years. According to the SHR theory, the bulk-generation rate (in the units of cm s can be expressed as , where is the sum of the electron and hole minority-carrier lifetimes [13] . The physical meaning of the minority-carrier lifetime is well established: it is the average time an excess minority carrier will live in a sea of majority carriers [13] . Therefore, it is not surprising that a material with as wide energy gap as SiC can have a shorter minority-carrier lifetime than Si. The bulk-generation term is modified in (1) by multiplying it by , so that 1) the rate is expressed per unit area (cm s ) rather then per unit volume; 2) the rate decays to zero as the thermal equilibrium is approached. Because of this change, the parameter is not equivalent to , but nonetheless, its value remains close to the value of the minority-carrier lifetimes.
The second term in (1) models the surface generation in the depletion layer under the gate, where is the related parameter. According to the SHR theory, the surface generation rate (in the units of cm s ) is equal to , where is the surface recombination velocity (because we deal with effective generation in the depletion layer, is also called the surface generation velocity) [13] . The parameter is not identical to because it has to ensure that the effective surface generation approaches zero as the thermal equilibrium is approached. Nonetheless, the value of is close to the surface recombination velocity, , in the area of interest (away from the thermal equilibrium).
The third term in (1) models the surface generation outside the gate area (lateral surface generation), where is the area under the gate and is the area of the depletion layer surrounding the gate at the surface of the semiconductor. Using large-area capacitors, the factor can be made small enough so that this term can be neglected. This approach is different from the approach by Pan et al. [14] who used capacitors with different perimeters to determine the surface-generation rate at the gate perimeters.
The fourth term in (1) models the quasineutral bulk generation, related to the back-surface generation, where is the diffusion coefficient of minority carriers, is either the diffusion length or the wafer thickness (whichever is smaller), and is the doping level. Given that the intrinsic-carrier concentration is very small in SiC, is so small that this term can also be neglected.
After these considerations, (1) can be simplified to (2) where the first term is the effective bulk-generation rate and the second term is the effective surface-generation rate , with the minority-carrier lifetime and the surface-recombination velocity as the related parameters. Given that the depletion-layer width changes as the minority carriers are generated and take place in the inversion layer, the capacitance of the MOS structure changes in time. The capacitance change can be measured and presented as the well-known Zerbst plot, versus , where is the measured capacitance, is the gate-oxide capacitance, and is the capacitance at inversion level [12] , [15] . The Zerbst plot has a linear region in the middle, with a curved portion near the origin when the device approaches equilibrium and a curved portion at the other end due to field-enhanced emission from interface and/or bulk traps [16] , [17] . The first term in (2) depends on the depletion layer width, so its parameter can be extracted from the slope of the linear part of the Zerbst plot. The second term in (2) is independent of , so its parameter can be extracted from the intercept of the extrapolated straight line on the vertical axis.
The use of the Zerbst plot is well documented for the case of silicon. A problem in silicon carbide is that the generation rates are so low that no capacitance change can be measured at room temperature. This problem can be solved by measurements at high temperatures, but the parameters and in (2) that can be obtained from the Zerbst plots, are clearly high-temperature values. Therefore, it is necessary to establish the temperature dependencies of and , in order to enable extrapolations to room temperature.
Given that the parameter of the bulk generation process is close to the minority-carrier lifetime in (2), its temperature dependence can be established from the following equation [13] , [18] ( 3) where is the capture cross section for the minority carriers, is the thermal velocity, and is the midgap concentration of recombination-generation centers. The capture cross section is temperature dependent and it is best fitted with the Arrhenius-type equation [19] (4) where is the thermal energy, is a constant, and is the capture cross-section activation energy. The thermal velocity, , is also temperature dependent (5) where is the carrier effective mass. With these, can be expressed as (6) Based on this result, the high-temperature values for should be plotted as versus to enable the extraction of the activation energy and the extrapolation of to room temperature.
Analogously, the equation for the surface-recombination velocity can be used to determine the temperature dependence of [13] 
where is the interface-trap density at the midgap. Substituting (4) and (5) into (7), the temperature dependence of is obtained as (8) Therefore, the high-temperature values for can be plotted as versus to enable the extraction of the activation energy and the extrapolation of to room temperature.
III. EXPERIMENTAL DETAILS
MOS capacitors were fabricated on Si-faced, n-type 4H-SiC waferswith 3-mthickepilayerdopedwithnitrogen(dopingconcentration of 1.0-1.8 10 cm ). The 8 off (0001) oriented wafers were purchased from CREE Research Inc. They were first cleaned in a mixture of H SO and H O , followed by an RCA clean. Immediately prior to oxidation, the wafers were dipped in 1% HF for 1 min. Two types of nitrided gate oxides were separately grown in a standard horizontal furnace by two different processes. The first type of nitrided gate oxide was directly grown in 10% nitrous oxide (N O), diluted in 90% N at 1300 C for 4.5 h (labeled as "10% N O"). The second type of nitrided gate oxide was directly grown in 100% nitric oxide (NO) for 1 h at 1175 C, followed by 2 h 15 min of dry oxidation, and final 2 h of direct 100% NO grown (labeled as "100% NO") [7] . After the oxidegrowth,thesampleswerecooleddownto800 Cinhigh-purity N at approximately 5 C/min. Subsequently, aluminum was thermally evaporated to form the gate electrodes. MOS capacitors were then defined by photolithography. The area of the capacitor gates was 200 times larger than the estimated surface area of the depletion layer at the perimeter of the gate . This enabled us to neglect the third term in (1), as discussed in Section II. Finally, a large area of aluminum back contact was thermally evaporated on the n substrate.
The MOS capacitors were characterized by high-frequency (100 kHz) capacitance-voltage (HF -) measurements, with sweep rate of 0.1 V/s and sweep range from 5 V to 5 V, using a computer-controlled HP4284A LCR meter. The gate-oxide thicknesses, determined from the accumulation capacitances, were 27 nm and 24 nm for the 10% N O and the 100% NO oxides, respectively. The HF -curves were measured at different temperatures (ranging from 300 K to 630 K) and the flatband-voltage shifts from the ideal curve ( ) were determined for both types of oxides (Fig. 1) . The ideal -curve was obtained by the method described in [12] . There were not significant dependencies of the flatband-voltage shifts on temperature for either type of oxide, indicating good stability of these oxides at high temperatures.
In order to obtain the capacitance-transient ( -) measurements, the MOS capacitors were heated at different high temperatures ranging from 523 K to 628 K, so that the generation process is accelerated. At these temperatures, the capacitor is initially biased at accumulation and then instantly stepped to a reverse-bias voltage corresponding to deep depletion. A computer-controlled HP4284A LCR meter recorded the capacitance changes from deep-depletion level to inversion level with time, at a constant gate voltage ( V, corresponding to the surface potential eV). The and were theoretically calculated from the HF -curves [12] and matched to the measured deep-depletion and accumulation levels [8] , [9] . All the measurements were performed in dark environment to eliminate the possible contribution from photon generation. Prior to transforming high-temperaturedata to Zerbst plots, the raw data were first smoothened by Kernel Smoothening Method [20] . After that, the minority-carrier lifetime and the surface-generation velocity were extracted.
IV. RESULTS AND DISCUSSION
A. Minority-Carrier Lifetime and Surface-Recombination Velocity
The results of the high-temperature -measurements are presented in Fig. 2 for both types of nitrided oxides. Typical Zerbst plots, obtained from these data, are shown in Fig. 3 . The curved parts near the origins follow the usual pattern observed in Si when the capacitance approaches its equilibrium level . The far-end parts of the plots, that are due to the field-enhanced emission from interface traps [16] , [17] , show strong increases that are similar to the behavior observed by Neudeck et al. for dry oxides on 6H SiC [21] . The increases are (6) and (8), to enable extrapolations to room temperature. The coefficient of determination, , [22] is provided for each plot to indicate how well the regression model describes the data. Table I presents the extracted room-temperature values for and the calculated room-temperature values for the effective bulk-generation rate, , by using cm [1] and cm. The values for and are comparable for both types of oxides, which is an expected result given that relates to the quality of the SiC substrate and is not a parameter that should depend on the gate oxide processing.
The estimated room-temperature values for are also presented in Table I . The value for the 100%-NO grown oxide ( 10 cm/s) is approximately three orders of magnitude lower than for the 10%-N O grown oxide ( 10 cm/s). According to (7) , is directly related to the interface-trap density at the midgap,
. The HF -measurements conducted at room temperature (Fig. 6) show differences in the slopes of the -curves that can be related to the interface-trap density. It can be seen that the -curves of the 100%-NO grown oxide are steeper, indicating a lower , in agreement with the lower value. Quantitative measures of the densities of the interface traps, located between 0.22 eV and 0.60 eV below the bottom of the conduction band, were obtained by the conductance technique at 523 K and the results are shown in Fig. 7 . The lower interface-trap density in this energy range, observed for the case of 100%-NO oxides, also indicates a lower density of the interface traps at the midgap (the value at midgap cannot be measured using the conductance technique, so we assume that the distribution at midgap follows the same trend shown in Fig. 7 ). It should be noted that the value of cm/s, obtained with the oxide grown in 100% NO, is higher than the typical surface-recombination velocity in MOS capacitors on silicon (usually about 0.2 cm/s [12] ). This is due to the fact that the interface-trap density at nitrided SiC-SiO interfaces is still higher than at a high-quality Si-SiO interface. The higher interface-trap density in MOS capacitors on SiC also relates to the observed steep increase at the end part of the Zerbst plot that is caused by the field-enhanced emission from the interface traps. Nonetheless, when the values of the nitrided oxides are used to calculate the effective surface-generation rates, , the following results are obtained: 10 s cm for the 100%-NO grown oxide and 10 s cm for the 10%-N O grown oxide (Table I ). For the case of the oxide grown in 100% NO, the effective surface-generation rate is comparable to the effective bulk-generation rate. This is a very important result, showing that SiC-SiO interface can be passivated so to prevent excessive charge leakage due to surface generation or recombination.
B. Charge-Retention Time in MOS Capacitors Used as Memory Elements
MOS capacitors can be used as charge-storage elements in memory devices. The deep-depletion capacitance level can be defined as the logic 1 level, whereas the inversion capacitance level can be defined as the logic 0 level. Given that is the capacitance in thermal equilibrium, the charge-retention time of a MOS capacitor used as a memory element is determined by how long it takes for the capacitance to change from the deep depletion to the inversion state. The charge-retention characteristics of the fabricated MOS capacitor were investigated using the thermally accelerated capacitance-transient -measurements described in Section III. The exponential increase of capacitance with time at a particular temperature is approximated by [8] - [10] (9) [10] . As mentioned earlier, the thermal generation process in SiC is extremely low, so high temperature measurements are needed. In order to extract the charge-retention time at room temperature, The Arrhenius-type temperature dependence was assumed [8] - [10] (10)
where is a constant and is the corresponding activation energy. (Table I ). This is in agreement with the values for the surface-recombination velocities and the interface-trap densities, presented in Section IV-A. Importantly, the charge-retention times in either oxide are long enough to enable the use of these MOS capacitors on SiC as memory elements.
V. CONCLUSION
We have investigated the electron-hole generation in an n-type MOS capacitor with oxides either grown in 100% NO or 10% N O on 4H SiC by high-temperature capacitance-transient measurements. The contributions of carrier generation in the bulk and at the SiO -SiC interface are evaluated and compared. While the effective bulk-generation rates are approximately equal for both types of nitrided oxides, the effective surface-generation rates show very strong dependencies on the type of oxide and the associated interface-trap densities. In the case of the oxides grown in 100% NO, the effective surface-generation rate is reduced to the level that is comparable to the effective bulk-generation rate. Extremely long charge-retention times are obtained with either oxidation process, demonstrating that nonvolatile RAMs can be developed in SiC.
